Question
In Figure E6-3, which is the schematic symbol for a NAND gate?
Answer Options
- A) 1
- B) 2
- C) 3
- D) 4
Correct Answer: B
Explanation
Figure E6-3 displays schematic symbols for various digital logic gates. A NAND gate (NOT-AND) is a combination of a standard AND gate followed immediately by a NOT (inverter) function. The symbol for this is easily recognizable by the addition of a small circle, or bubble, on the output of the AND gate symbol.
Symbol 2 is the correct schematic symbol for a NAND gate. It shows the basic D-shape of the AND gate but includes the negation bubble on its output line, indicating that the output is only low (logic 0) when all inputs are high (logic 1).
This topic was automatically created to facilitate community discussion about this exam question. Feel free to share study tips, memory tricks, or additional explanations!